Infineon Technologies Interview Question

Synthesizing given verilog code into netlist/functional blocks