Marvell Technology Design Verification Engineer interview questions

: first given a block which you can see its interface and what would you check in order to make sure that the component works as it should the component was something like a memory. second question is a simple leet code question.

Convert the RTL logic to a gatelvel netlist. Constraint question from system verilog.